STEL-1176 Data Sheet

STEL-1176

80 MHz Decimal/BCD 0.1 Hz Resolution CMOSNumerically Controlled Oscillator



FEATURES

 HIGH CLOCK FREQUENCY
 - 80 MHz MAXIMUM OVER COMMER-CIAL

OPERATING CONDITIONS

- HIGH FREQUENCY RESOLUTION WITH DECIMAL FREQUENCY STEPS
 PRECISELY 0.1 Hz @ 80 MHz
- VERY HIGH SPEED FREQUENCY HOPPING OR MODULATION
 MAX. UPDATE SPEED 250 NANOSECS.
- PRECISION PHASE MODULATION
 3 BITS FOR 8ARY PSK
- HIGH RESOLUTION OUTPUT - 12 BITS
- HIGH SPECTRAL PURITY
 ALL SPURS < -72 dBc
- PARALLEL OR BYTE-WIDE CONTROL INPUTS
- LOW POWER DISSIPATION

APPLICATIONS

- PRECISION SYNTHESIZERS
- INSTRUMENTATION
- **CARRIER GENERATION**

PHLD FRLD PHASE PHASE BUFFER REGISTER ADDR 3 CSEL ADDRESS SELECT WRSTB LOGIC 8 ³/4 DECADE -PHASE 35 15 OUT 35 15 12 -PHASE PHASE ALU SINE BUFFER REGISTER PHASE REGISTERS ACCUMU-LATOR DATA 35 35 RESET TO ALL REGISTERS CLKSEL LDCLK ÷2/8/16 REFCLK CLOCK CIN

BLOCK DIAGRAM

FUNCTIONAL DESCRIPTION

The STEL-1176 Numerically Controlled Oscillator (NCO) uses digital techniques to provide a costeffective solution for the generation of low noise, high resolution signals. The NCO devices combines low power 1.5μ CMOS technology with a unique architectural design resulting in a power efficient, high-speed sinusoidal waveform generator. This performance is enhanced by its rapid frequency switching capability and parallel control interface.


The STEL-1176 features high frequency resolution in a decimal format, with extremely low spurious signal levels and a high maximum operating frequency. The decimal frequency resolution allows frequencies to be generated in exact multiples of 0.1 Hz from a standard reference frequency, such as 10 MHz, and the divided clock output at 5 or 10 MHz is provided to facilitate this. The frequency control data format is 1-2-4-8 BCD, and the unique architecture allow the data to be loaded either as a 35-bit parallel word, for maximum speed, or as five bytes, for easy microprocessor interfacing. The STEL-1176 also features 3-bit phase modulation, allowing the output to be modulated with BPSK, QPSK or 8ary PSK data.

The output frequency can be calculated from the following equation:

$$f_{o} = \frac{f_{c} \times \Delta - Phase}{8 \times 10^{8}}$$

where: f_o is the frequency of the output signal and: f_c is the clock frequency.

PIN CONFIGURATION



CIRCUIT DESCRIPTION

The STEL-1176 features a dual mode input port which can be set up to allow either byte-wide or parallel loading of the BCD frequency control data. The input is double buffered, and the new frequency data is loaded on the first or second rising edge of the **CLOCK** (whichever occurs while **LDCLK** is low) after the falling edge of the **FRLD** signal. A 3-bit phase modulator is also incorporated, and the phase modulation (PM) data is loaded separately on its own bus.

A BCD technique is used to create an NCO with a frequency resolution which has a decimal relationship to the clock frequency. This is achieved by providing nearly nine decades of accumulation with a range of 0 to 799,999,999. Any value within this range may be loaded into the Δ -Phase register as a frequency control word. Within this range a total of 80 x 10⁷ values exist, so that when the NCO is operating at a clock frequency of 80 MHz, the output frequency resolution will be precisely 0.1 Hz. The 80 MHz clock is divided by eight or sixteen internally, and the divided clock is provided as an output at 10 MHz or 5 MHz. This output can be used to phase lock the 80 MHz clock generator to a reference standard.

The fifteen MSBs of the accumulator are used to address a unique lookup table. The lookup table generates a sinewave output with twelve bits of amplitude resolution. This results in a typical overall spurious performance of –72 dBc, or better.

The NCO generates a sampled sine wave where the sampling function is the clock. The practical upper limit of the NCO output frequency is about 40% of the clock frequency due to spurious components that are created by sampling. Those components are at frequencies greater than half the clock frequency, and become more difficult to remove by filtering.

The phase noise of the NCO output signal may be determined from the phase noise of the clock signal input and the ratio of the output frequency to the clock frequency. This ratio squared times the phase noise power of the clock specified in a given bandwidth is the phase noise power that may be expected in that same bandwidth relative to the output frequency.

The NCO achieves its high operating frequency by making extensive use of pipelining in its architecture. The pipeline delays within the NCO represent 37 clock cycles. The pipeline delay associated with the phase modulator is only 17 clock cycles, since the phase modulating function is at the output of the accumulator. The phase modulation may also be changed as rapidly as every clock cycle. Note that when a phase or frequency change occurs at the output the change is instantaneous, i.e., it occurs in one clock cycle, with complete phase coherence.

FUNCTION BLOCK DESCRIPTION

ADDRESS SELECT LOGIC BLOCK

This block controls the writing of data into the device via the $DATA_{34-0}$ inputs and the $PHASE_{2-0}$ inputs. The data is written into the device on the rising edge of the **WRSTB** input, and the mode (35-bit parallel or byte-wide) and register into which the data is written is selected by the $ADDR_{2-0}$ inputs. The **CSEL** input can be used to selectively enable the writing of data from the bus.

Δ -PHASE BUFFER REGISTER BLOCK

The Δ -Phase Buffer Register Block is used to temporarily store the Δ -Phase data written into the device. This allows the data to be written asynchronously as a 35-bit word or as five bytes per 35-bit Δ -Phase word. The data is transferred from these registers into the Δ -Phase Register after a falling edge on the **FRLD** input.

PHASE BUFFER REGISTER BLOCK

The Phase Buffer Register Block is used to temporarily store the PM data written into the device. The data is transferred from this register into the Phase ALU after a falling edge on the **PHLD** input.

D-PHASE REGISTER BLOCK

This block controls the updating of the Δ -Phase data used in the Accumulator. The frequency data from the Δ -Phase Buffer Register Block is loaded into this block after a falling edge on the **FRLD** input.

PHASE ACCUMULATOR BLOCK

This block forms the core of the NCO function. It is a high-speed, pipelined, 35-bit parallel BCD accumulator, generating a new sum in every clock cycle. Unlike other NCOs, the arithmetic used in the STEL-1176 is BCD, making the resolution of the device decimal. The 35 bits make up $8^3/4$ decades, so that the full-scale count of the accumulator is 799,999,999. This makes the frequency resolution 1 part in 800,000,000, or 0.1 Hz in 80 MHz. A carry input (the **CIN** input) allows the resolution of the accumulator

to be expanded by means of an auxiliary NCO or phase accumulator. The overflow signal is discarded, since the required output is the modulo $(8x10^8)$ sum only. This represents the modulo(2π) phase angle.

PHASE ALU BLOCK

The Phase ALU performs the addition of the PM data to the Phase Accumulator output. The PM data word is 3 bits wide, and this is added to the 3 most significant bits from the Phase Accumulator to form the 15-bit modulated phase used to address the lookup table.

SINE LOOKUP TABLE BLOCK

This block is the sine memory. The 15 bits from the Phase Accumulator and ALU are used to address this memory to generate the 12-bit OUT_{11-0} outputs.

CLOCK DIVIDER BLOCK

The incoming system clock is divided by two and the half speed clock (LDCLK) is used in the Δ -Phase Register Block. The LDCLK is further divided by four or eight, depending on the state of the CLKSEL input, to provide the REFCLK output. This output may be used in a PLL circuit to lock the 80 MHz clock generator to a 10 MHz or 5 MHz reference standard.

INPUT SIGNALS

RESET

The **RESET** input is asynchronous and active low, and clears all the registers in the device. When **RESET** goes low, all registers are cleared within 13 nsecs, and normal operation will resume after this signal returns high. The data on the OUT_{11-0} bus will then be invalid for 10 clock cycles, and thereafter will remain at the value corresponding to zero phase (801H) until new frequency or phase data is loaded with the FRLD or PHLD inputs after the RESET returns high.

CLOCK

All synchronous functions performed within the NCO are referenced to the rising edge of the **CLOCK** input. The CLOCK signal should nominally be a square wave at a maximum frequency of 80 MHz. A nonrepetitive CLOCK waveform is permissible as long as the minimum duration positive or negative pulse on the waveform is always greater than 5 nanoseconds.

CSEL

The Chip Select input is used to control the writing of data into the chip. It is active low. When this input is high all data writing via the DATA₇₋₀ bus is inhibited.

DATA₃₄ through DATA₀ The 35-bit **DATA₃₄₋₀** bus is used to program the 35-bit Δ -Phase Register. **DATA**₀ is the least significant bit of the bus. The data programmed into the Δ -Phase register in this way determines the output frequency of the NCO. The data will be loaded as a parallel 35bit word or as five bytes, depending on the state of the address bus, as shown in the address table. Each nibble (4 bits) of data starting at DATA₃₋₀ represents one decade of frequency data in 1-2-4-8 BCD format. When the byte-wide mode is selected (addresses 000 to 100), the 35 data lines must be connected externally to form an 8-bit data bus as follows:

Connect DATA₃₄₋₃₂ to DATA₂₋₀, DATA₃₁₋₂₄ to DATA₂₃₋₁₆ to DATA₁₅₋₈ to DATA₇₋₀.

PHASE₂ through PHASE₀ The 3-bit PHASE₂₋₀ bus is used to program the 3-bit Phase Register. **PHASE**₀ is the least significant bit of the bus. PHASE₂ corresponds to an incremental phase shift of 180°, PHASE₁ corresponds to an incremental phase shift of 90°, and $PHASE_0$ corresponds to an incremental phase shift of 45°.

ADDR₂ through ADDR₀ The three address lines ADDR₂₋₀ control the use of the DATA₃₄₋₀ bus for writing frequency data to the Δ -Phase Buffer Register and the PHASE₂₋₀ bus for writing phase data to the Phase Buffer Register, as shown in the table:

ADDR ₂	ADDR ₁	ADDR ₀	Register Field
0	0	0	Δ -Phase Bits 7-0 (LSB) ¹
0	0	1	Δ -Phase Bits 15-8 ¹
0	1	0	Δ -Phase Bits 23-16 ¹
0	1	1	Δ -Phase Bits 30-24 ¹
1	0	0	Δ -Phase Bits 34-32 ¹
1	0	1	Phase Bits 2-0
1	1	0	Δ -Phase Bits 34-0 ²
1	1	1	Δ -Phase + Phase Bits ³

It is not necessary to reload unchanged bytes, and the byte loading sequence may be random.

Notes: 1. Byte-wide frequency loading mode.

- 2. Parallel frequency loading mode. 3. Loads the frequency data in the
- parallel mode and the phase data simultaneously.

WRSTB

The Write Strobe input is used to latch the data on the DATA₃₄₋₀ and PHASE₂₋₀ busses into the device. On the rising edge of the **WRSTB** input, the information on the busses is transferred to the buffer register selected by the ADDR₂₋₀ bus.

FRLD

The Frequency Load input is used to control the transfer of the data from the Δ -Phase Buffer Registers to the Δ -Phase Register. The data at the output of the Buffer Registers must be valid from the falling edge of FRLD until after the next rising edge of LDCLK. The data is then transferred during the subsequent cycle. The frequency of the NCO output will change 37 clock cycles after the FRLD command due to pipelining delays if LDCLK was low at the time; otherwise it will change 38 clock cycles later. The maximum frequency update rate of the device is once every 9 clock cycles.

PHLD

The Phase Load input is used to control the transfer of the data from the Phase Buffer Registers to the Phase ALU. The data at the output of the Buffer Register must be valid from the falling edge of PHLD until after the next rising edge of LDCLK. The data is then transferred during the subsequent cycle. The phase of the NCO output will change 17 clock cycles after the PHLD command due to pipelining delays if LDCLK was low at the time; otherwise it will change 18 clock cycles later.

CIN

The Carry Input is an arithmetic carry to the least significant bit of the Accumulator. Normal operation of the NCO requires that CIN be set at a logic 0. When **CIN** is set at a logic 1 the effective value of the Δ -Phase register is increased by one. This allows the resolution of the accumulator to be expanded for higher frequency resolution.

CLKSEL

The Clock Select input selects the frequency of the **REFCLK** output. When **CLKSEL** is set low the frequency of REFCLK will be the CLOCK frequency divided by eight, and when it is set high the frequency will be the **CLOCK** frequency divided by sixteen.

OUTPUT SIGNALS

 OUT_{11-0} The signal appearing on the OUT_{11-0} output bus is derived from the 15 most significant bits of the Phase Accumulator via the Phase ALU. The 12-bit sine function is presented in offset binary format. The value of the output for a given phase value follows the relationship when the phase modulation is zero:

 $OUT_{11-0} = 2047 \text{ x} \sin (360 \text{ x} (\text{phase}+0.5)/8000)^{\circ} + 2048$

The result is accurate to within 1 LSB. When the phase accumulator is zero, e.g., after a reset, the decimal value of the output is $2049 (801_{\rm H})$.

REFCLK

The Reference Clock output signal is the CLOCK input divided by either eight or sixteen, depending on the state of the **CLKSEL** input. When the input clock frequency is set to 80 MHz to obtain precise 0.1 Hz resolution, the frequency of the **REFCLK** signal will then be either 10 or 5 MHz. It can be used in conjunction with a phase locked loop (PLL) to lock the 80 MHz clock generator to a reference standard frequency at one of these two frequencies.

LDCLK

The Load Clock output signal is the CLOCK input divided by two. This clock is used for loading the phase and frequency data from the buffer registers to the Phase ALU and Δ -Phase Register, respectively. This output can be used to determine the exact clock cycle during which these transfers will take place, as shown in the timing diagrams. The transfers will take place on the rising edge of the CLK following the falling edge of **FRLD** or **PHLD** when **LDCLK** is low. Since the propagation delay of this output from the rising edges of the **CLOCK** input is comparable to the clock period at 80 MHz, care should be taken when using this output to synchronize the phase and frequency changes. If this signal is not used, there is a 50% probability that the phase and frequency changes will occur one cycle of the CLOCK input later than specified.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Warning: Stresses greater than those shown below may cause permanent damage to the device. Exposure of the device to these conditions for extended periods may also affect device reliability. All voltages are referenced to V_{SS} .

Symbol	Parameter	Range	Units
T _{stg}	Storage Temperature	∫–40 to +125	°C (Plastic package)
		}_−65 to +150	°C (Ceramic package)
V _{DDmax}	Supply voltage on V _{DD}	-0.3 to + 7	volts
V _{I(max)}	Input voltage	-0.3 to V _{DD} + 0.3	volts
I _i	DC input current	±10	mA

RECOMMENDED OPERATING CONDITIONS


Symbol	Parameter	Range Units		
V _{DD}	Supply Voltage	$\int +5 \pm 5\%$	Volts	(Commercial)
		$+5 \pm 10\%$	Volts	(Military)
T _a	Operating Temperature (Ambient)	$\int 0$ to +50	°C	(Commercial) (70° Case)
		∫ −55 to +125	°C	(Military)

D.C. CHARACTERISTICS (Operating Conditions: V_{DD} = 5.0 V ±5%, VSS = 0 V, T_a= 0° to 50° C, Commercial


 V_{DD} = 5.0 V ±5%, VSS = 0 V, T_a = 0° to 50° C, Commercial V_{DD} = 5.0 V ±10%, VSS = 0 V, Ta = -55° to 125° C, Military)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I _{DD(Q)}	Supply Current, Quiescent			1.0	mA	Static, no clock
I _{DD}	Supply Current, Operational			3.0	mA/MHz	
V _{IH(min)}	High Level Input Voltage					
	Standard Operating Conditions	2.0			volts	Logic '1'
	Extended Operating Conditions	2.25			volts	Logic '1'
V _{IL(max)}	Low Level Input Voltage			0.8	volts	Logic '0'
I _{IH(min)}	High Level Input Current	10	35	110	μΑ	CIN and CSEL , $V_{IN} = V_{DD}$
I _{IH(min)}	High Level Input Current			10	μΑ	All other inputs, $V_{IN} = V_{DD}$
I _{IL(max)}	Low Level Input Current			-10	μΑ	CIN and CSEL , $V_{IN} = V_{SS}$
I _{IL(max)}	Low Level Input Current	-15	-45	-130	μΑ	All other inputs, $V_{IN} = V_{SS}$
V _{OH(min)}	High Level Output Voltage	2.4	4.5		volts	$I_0 = -4.0 \text{ mA}$
V _{OL(max)}	Low Level Output Voltage		0.2	0.4	volts	$I_{O} = +4.0 \text{ mA}$
I _{OS}	Output Short Circuit Current	20	65	130	mA	$V_{OUT} = V_{DD}, V_{DD} = max$
		-10	-45	-130	mA	$V_{OUT} = V_{SS}, V_{DD} = max$
C _{IN}	Input Capacitance		2		pF	All inputs
C _{OUT}	Output Capacitance		4		pF	All outputs


NCO RESET SEQUENCE







NCO PHASE CHANGE SEQUENCE




ELECTRICAL CHARACTERISTICS

A.C. CHARACTERISTICS (Operating Conditions:

 V_{DD} = 5.0 V ± 5%, V_{SS} =0 V, T_a = 0° to 50° C, Commerical V_{DD} = 5.0 V ± 10%, V_{SS} =0 V, T_a =-55° to 125° C, Military)


		Commercial		Military					
Symbol	Parameter	Min.	Typ.	Max.	Min.	Typ.	Max.	Units	Conditions
t _{RS}	RESET pulse width	20			25			nsec.	
t _{sR}	RESET to CLOCK Setup	8			12			nsec.	
t_{SU}	DATA, ADDR or CSEL	6			8			nsec.	
	to WRSTB Setup,								
	and FRLD or PHLD to								
	CLOCK Setup								
t _{HD}	DATA, ADDR or CSEL	3			5			nsec.	
	to WRSTB Hold,								
	and FRLD or PHLD to								
	CLOCK Hold								
t _{CH}	CLOCK high	5						nsec.	$f_{\rm CLK}{=}80~MHz$
t _{CL}	CLOCK low	5						nsec.	$f_{\rm CLK}{=}80~MHz$
t _{CH}	CLOCK high				8			nsec.	$f_{\rm CLK}{=}60~MHz$
t _{CL}	CLOCK low				8			nsec.	$f_{\text{CLK}}{=}60\;MHz$
t _w	WRSTB, FRLD or PHLD	5			8			nsec.	
	pulse width								
t _{co}	CLOCK to output delay	7		14	3		20	nsec.	Load = 15 pF
t _{cc}	CLOCK to LDCLK delay	7		20	3		28	nsec.	Load = 15 pF
t _{CR}	CLOCK to REFCLK delay	7		17	3		25	nsec.	Load = 15 pF

APPLICATIONS INFORMATION: LOCKING THE 80 MHz CLOCK GENERATOR FOR THE STEL-1176 TO A 10 MHz REFERENCE



STEL-1176

APPLICATIONS INFORMATION: DATA BUS CONNECTIONS FOR DATA LOADING IN THE BYTE-WIDE MODE




SPECTRAL PURITY

In many applications the NCO is used with a digital to analog converter (DAC) to generate an analog waveform which approximates an ideal sinewave. The spectral purity of this synthesized waveform is a function of many variables including the phase and amplitude quantization, the ratio of the clock frequency to output frequency, and the dynamic characteristics of the DAC. The sine signals generated by the STEL-1176 have 12 bits of amplitude resolution and 15 BCD bits of phase resolution which results in spurious levels which are theoretically at least 72 dB down. The highest output frequency the NCO can generate is half the clock frequency ($f_c/2$), and the spurious components at frequencies greater than $f_c/2$ can be removed by filtering. As the output frequency f_o of the NCO

approaches $f_c/2$, the "image" spur at $f_c - f_o$ (created by the sampling process) also approaches $f_c/2$ from above. If the programmed output frequency is very close to $f_c/2$ it will be virtually impossible to remove this image spur by filtering. For this reason, the maximum practical output frequency of the NCO should be limited to about 40% of the clock frequency.

A spectral plot of the NCO output after conversion with a DAC (Sony CX20202A-1) is shown below. In this case, the clock frequency is 80 MHz and the output frequency is programmed to 12.3456789 MHz. This 10-bit DAC gives better performance than any of the currently available 12-bit DACs at clock frequencies higher than 10 or 20 MHz. The maximum nonharmonic spur level observed over the output frequency range shown in this case is –59 dBc. The spur levels are limited by the dynamic linearity of the DAC. It is important to remember that when the output frequency exceeds 25% of the clock frequency,

the second harmonic frequency will be higher than the Nyquist frequency, 50% of the clock frequency. When this happens, the image of the harmonic at the frequency $f_c - 2f_{\alpha}$, which is not harmonically related to the output signal, will become intrusive since its frequency falls as the output frequency rises, eventually crossing the fundamental output when its frequency crosses through $f_c/3$. It would be necessary to select a DAC with better dynamic linearity to improve the harmonic spur levels. (The dynamic linearity of a DAC is a function of both its static linearity and its dynamic characteristics, such as settling time and slew rates.) At higher output frequencies the waveform produced by the DAC will have large output changes from sample to sample. For this reason, the settling time of the DAC should be short in comparison to the clock period. As a general rule, the DAC used should have the lowest possible glitch energy as well as the shortest possible settling time.



TYPICAL SPECTRUM

Center Frequency:	15.0 MHz
Frequency Span:	30.0 MHz
Reference Level:	-10 dBm
Resolution Bandwidth:	1 KHz
Scale:	Log, 10 dB/div
Output frequency:	12.3456789 MHz
Clock frequency:	80 MHz

Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied

Intel may make changes to specifications and product descriptions at any time, without notice.

warranty, relating to sale and/or use of Intel® products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

For Further Information Call or Write



INTEL CORPORATION

Cable Network Operation 350 E. Plumeria Drive, San Jose, CA 95134 Customer Service Telephone: (408) 545-9700 Technical Support Telephone: (408) 545-9799 FAX: (408) 545-9888